

SCSI

9-Line Multimode LVD/SE SCSI Terminator

The IMP5241/42 is a multimode SCSI terminator that conforms to the SCSI Parallel Interconnect-2 (SPI-2) specification developed by the T10 standards committee for low voltage differential (LVD) termination, while providing backwards compatibility to the SCSI, SCSI-2, and SPI single-ended specifications. Multimode compatibility permits the use of legacy devices on the bus without hardware alterations. Automatic mode selection is achieved through voltage detection on the diffsense line.

The IMP5241/42 utilizes IMP's adaptive non-linear technology for the ultimate in SCSI bus performance while saving component cost and board area. Elimination of the external capacitors also mitigates the need for a lengthy capacitor selection process. The individual high bandwidth drivers also maximize channel separation and reduce channel to channel noise and cross talk. The high bandwidth architecture insures ULTRA2 performance while providing a clear migration path to ULTRA3 and beyond.

When the IMP5241/42 is enabled, the differential sense (DIFFSENSE) pin supplies a voltage between 1.2V and 1.4V. In application, this pin is tied to the DIFFSENSE input of the corresponding LVD transceivers. This action enables the LVD transceiver function. DIFFSENSE is capable of supplying a maximum of 15mA. Tying the DIFFSENSE pin high places the IMP5241/42 in a HiZ state indicating the presence of an HVD device. Tying the pin low places the part in a single-ended mode while also signaling the multimode transceiver to operate in a single-ended mode.

Recognizing the needs of portable and configurable peripherals, the IMP5241/42 have a TTL compatible sleep/disable mode. During this


Key Features

- ◆ Auto-selectable LVD or single-ended termination
- ◆ 3.0pF maximum disabled output capacitance
- ◆ Fast response, no external capacitors required
- ◆ Compatible with active negation drivers
- ◆ 5µA supply current in disconnect mode
- ◆ Logic command disconnects all termination lines
- ◆ DIFFSENSE line driver
- ◆ Ground driver integrated for single-ended operation
- ◆ Current limit and thermal protection
- ◆ Hot-swap compatible (single-ended)
- ◆ Compatible with SCSI 1, 2, 3, FAST-20, and the pending SPI-2 LVD
- ◆ See IMP5244/45 for LVD only termination

sleep/disable mode, power dissipation is reduced to a meager 5µA while also placing all outputs in a HiZ state. Also during sleep/disable mode, the DIFFSENSE function is disabled and is placed in a HiZ state.

Another key feature of the IMP5241/42 is the MASTER/SLAVE function. Driving this pin high or floating the pin enables the 1.3V DIFFSENSE reference. Driving the pin low disables the on board DIFFSENSE reference and enables use of an external master reference device.

Block Diagram



5241/42_01.eps

Recommended Operating Conditions²

Parameter	Symbol	Min	Typ	Max	Units
Tempwr Voltage	LVD	V_{TERM}	3.0	5.25	V
	SE	V_{TERM}	3.5	5.25	V
Signal Line Voltage		0		5.0	V
Disconnect Input Voltage		0		V_{TERM}	V
Operating Virtual Junction Temperature Range — IMP5241/5242C		0		70	°C

Note: 2. Range over which the device is functional.

Electrical Characteristics

Unless otherwise specified, these specifications apply over the operating ambient temperature range of $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$. TermPwr = 4.75V. DISCONNECT: IMP5241 = LOW, DISCONNECT: IMP5242 = HIGH. Low duty cycle pulse testing techniques are used which maintain junction and case temperatures equal to the ambient temperature.


Parameter	Symbol	Conditions	Min	Typ	Max	Units
LVD Terminator Section						
TermPwr Supply Current	$LVDI_{CC}$	All terminator lines open		25	30	mA
		IMP5241: DISCONNECT > 2.0V IMP5242: DISCONNECT < 8.0V		15	35	μA
Common Mode Voltage	V_{CM}		1.125	1.25	1.375	V
Offset Voltage	V_{FSB}	Open circuit between – and + (see Note 3)	100	112	125	mV
Differential Terminator Impedance	Z_D	V_{OUT} differential = –1V to 1V	100	105	110	Ω
Common Mode Impedance	Z_{CM}	0V to 2.5V	100	200	300	Ω
Output Capacitance	C_O	IMP5241: DISCONNECT > 2.0V IMP5242: DISCONNECT < 8.0V		2.5		pF
Output Leakage	I_{LEAK}	IMP5241: DISCONNECT > 2.0V IMP5242: DISCONNECT < 8.0V $V_{LINE} = 0$ to 4V, $T_A = 25^{\circ}\text{C}$			2	μA
		IMP5241: DISCONNECT > 2.0V IMP5242: DISCONNECT < 8.0V $V_{TERM} = 0\text{V}$, $V_{LINE} = 2.7\text{V}$		1		
Mode Change Delay	t_{DF}	DIFFSENSE = 1.4V to 0V		115		ms
DIFFSENSE Section						
DIFFSENSE Output Voltage	V_{DIFF}		1.2	1.3	1.4	V
DIFFSENSE Output Source Current	I_{DIFF}	$V_{DIFF} = 0\text{V}$	5.0		15.0	mA
DIFFSENSE Sink Current		$V_{DIFF} = 2.75\text{V}$			200	μA
DIFFSENSE Output Leakage		IMP5241: DISCONNECT > 2.0V IMP5242: DISCONNECT < 8.0V $T_A = 25^{\circ}\text{C}$			10	μA
Single-Ended Terminator Section						
TermPwr Supply Current	SEI_{CC}	All terminator lines open, MASTER/ $\overline{\text{SLAVE}} = 0\text{V}$		9	10	mA
		All terminator lines 0.2V, MASTER/ $\overline{\text{SLAVE}} = 0\text{V}$		214	226	
		IMP5241: DISCONNECT > 2.0V IMP5242: DISCONNECT < 8.0V		15	35	μA
Terminator Output High Voltage			2.6	2.85		V
Output Current		$V_{OUT} = 0.2\text{V}$	21	23	24	mA

Note: 3. Open circuit failsafe voltage.

Electrical Characteristics


Parameter	Symbol	Conditions	Min	Typ	Max	Units
Single-Ended Terminator Section (cont.)						
Sink Current		$V_{OUT} = 4V$, all lines	45	65		mA
Output Capacitance		IMP5241: DISCONNECT > 2.0V IMP5242: DISCONNECT < 8.0V		2.5		pF
Leakage Current		IMP5241: DISCONNECT > 2.0V IMP5242: DISCONNECT < 8.0V $V_{OUT} = 0$ to 4V, $T_A = 25^\circ\text{C}$		1	2	μA
		IMP5241: DISCONNECT > 2.0V IMP5242: DISCONNECT < 8.0V $V_{TERM} = \text{Open}$, $V_{LINE} = 2.7V$				
Ground Driver Impedance	Z_G	$I = 2\text{mA}$			100	Ω
Thermal Shutdown				150		$^\circ\text{C}$
DISCONNECT Section						
DISCONNECT Thresholds	V_{TH}		0.8		2.0	V
Input Current	I_{IL}	IMP5241: DISCONNECT = 0V			10	μA
	I_{IL}	IMP5242: DISCONNECT = 0V			100	nA
	I_{IM}	IMP5241: DISCONNECT = 4.75V			100	nA
	I_{IM}	IMP5242: DISCONNECT = 2.4V			10	μA
MASTER/SLAVE Section						
MASTER/SLAVE Thresholds			0.8		2.0	V
Input Current		MASTER/SLAVE = 0V			10	μA
		MASTER/SLAVE = 4.75V			100	nA

Application Information




5241/42_04.eps

Figure 1. Bus Voltage



5241/42_05.eps

Figure 2. V_{OD}



5241/42_06.eps

Figure 3.

Table 1. MASTER/SLAVE Function Table


MASTER/ SLAVE	DIFFSENSE Status	Output Current
L*	HiZ	0mA
H	1.3V	15mA Source
Open (Pull-up)	1.3V	15mA Source

*When in the LOW state, the terminator will detect the DIFFSENSE line state.

Table 2. DIFFSENSE/Power Up/Power Down Function Table

IMP5241 DISCONNECT	IMP5242 DISCONNECT	DIFFSENS	Outputs		Current
			Status	Type	
L	H	$L < 0.5V$	Enable	SE	7mA
L	H	0.7V to 1.9V	Enable	LVD	21mA
L	H	$H > 2.4V$	Disable	HiZ	1mA
H	L	X	Disable	HiZ	10 μ A
Open	Open	X	Disable	HiZ	10 μ A

Application Information



Note: In Single-Ended operation, the + signals become ground. In SE mode the DIFFSENS line is < 0.5V.

* M/S = MASTER/SLAVE.


5241/42_07.eps

Figure 4. Application Schematic

Package Dimensions


DB

Plastic (SSOP) Widebody SOIC (36-Pin)



PWP

Thin Small Shrink Outline (TSSOP) (24-Pin)



	Inches		Millimeters	
	Min	Max	Min	Max
Plastic (SSOP) Widebody SOIC (36-Pin)				
A	0.084	0.100	2.14	2.54
B	0.011	0.020	0.29	0.51
C	0.0091	0.0125	0.23	0.32
D	0.598	0.606	15.20	15.40
E	0.291	0.299	7.40	7.60
F	0.031 BSC		0.80 BSC	
G	0.004	0.012	0.10	0.30
H	0.096	0.104	2.44	2.64
L	0.016	0.050	0.40	1.27
M	0°	8°	0°	8°
P	0.398	0.414	10.11	10.51
*LC	—	0.004	—	0.10
Thin Small Shrink Outline (TSSOP) (24-Pin)				
A	.032	.041	0.80	1.05
B	0.007	0.012	0.19	0.30
C	0.0035	0.0079	0.09	0.20
D	0.303	0.311	7.70	7.90
E	0.169	0.176	4.30	4.5
F	0.025 BSC		0.65 BSC	
G	0.002	0.005	0.05	0.15
H	—	0.047	—	1.20
L	0.017	0.030	0.45	0.75
M	0°	8°	0°	8°
P	0.246	0.256	6.25	6.50
*LC	—	0.004	—	0.10

* Lead Coplanarity.

5241/42_101.eps